A 16-bit address bus is carrying the address4567H and is partially decoded with lines A15and A13 being unused Which one of theseaddresses would access a different hardwarelocation:• (a) E567H.• (b) 4567H.• (c) 6567H.• (d) 8567H.
Question
A 16-bit address bus is carrying the address4567H and is partially decoded with lines A15and A13 being unused Which one of theseaddresses would access a different hardwarelocation:• (a) E567H.• (b) 4567H.• (c) 6567H.• (d) 8567H.
Solution
The question is asking which of the given addresses would access a different hardware location, given that a 16-bit address bus is carrying the address 4567H and lines A15 and A13 are not being used.
To answer this question, we need to understand that if lines A15 and A13 are not being used, it means that the bits in these positions do not affect the hardware location being accessed. In hexadecimal representation, each digit represents 4 bits. So, A15 represents the first bit of the first hexadecimal digit, and A13 represents the third bit of the first hexadecimal digit.
Let's convert the hexadecimal digits to binary to see this more clearly:
- 4 in binary is 0100
- E in binary is 1110
- 6 in binary is 0110
- 8 in binary is 1000
As we can see, the first and third bits (representing A15 and A13) are the same for 4, E, and 8. Therefore, addresses 4567H, E567H, and 8567H would all access the same hardware location.
However, for the hexadecimal digit 6, the first and third bits are different from the others. Therefore, the address 6567H would access a different hardware location. So, the answer is (c) 6567H.
Similar Questions
The binary address issued to data or instructions are called as ______*Physical addressLocationLogical addressRelocatable address
With a 2 Mbyte address range and four 16 bit registers to map to this address range in part 1, select the valid approach(es) for this lab. Question 4Select one or more:a.Since the bus bridge is half word aligned, we can choose any 2 address lines apart from address[0] to determine which of the four registers is read or written to.b.Since the bus bridge is word aligned, address[1:0] is a valid choice for determining which of the four registers is read or written to.c.The address[20:17] bits form one of many minimal sets for determining which of the four registers is read or written to.d.We could choose to decode the address[10:9] bits to determine which of the four registers is chosen, even though it might be confusing.
What is the Address bus size of an 8085 microprocessor? A) 8 B) 16 C) 32 D) 64
In part 1, the 16 bit word SRAM is interfaced to the 32 bit bus bridge. Which bus bridge address bits should be connected to the SRAM_ADDR[19:1]? (Note the low order bit of SRAM_ADDR has been deliberately left out here).Question 3Select one:a.address[20:2]b.address[19:2]c.address[18:0]d.address[19:1]e.address[18:1]
In the case of Intel 8085, what would be the address range for a memory system where A0-A11 are the only lines used for addressing, The memory address starts from A000HQuestion 5Select one:a.A800H-AFFFFHb.A000H-A500Hc.A000H-A800Hd.A00H-A600H
Upgrade your grade with Knowee
Get personalized homework help. Review tough concepts in more detail, or go deeper into your topic by exploring other relevant questions.