Ques 1: Explain why the number of output ports in the peripheral mapped I/O is restricted to 256 ports. Ques 2: In the peripheral mapped I/O, can an input and an output port have same address ? Ques 3: If an output and input port have same 8-bit address , how can the 8085 microprocessor differentiate between the ports ? Ques 4: Specify the two 8085 signals that are used to latch data in an output port . Ques 5: Specify the two types of pulse required to latch data in the 7475 . Ques 6: Are data latched in 7475 at the leading edge, during the level, or at the trailing edge of the enable signal ? Ques 7: Specify the 8085 signals that are used to enable an input port. Ques 8: Explain why a latch is used for an output port, but a tri state buffer can be used for an input port ? Ques 9: What are the control signals necessary in the memory mapped I/O ? Ques 10: Can the microprocessor differentiate whether it is reading from memory mapped input port or from memory ?
Question
Ques 1: Explain why the number of output ports in the peripheral mapped I/O is restricted to 256 ports. Ques 2: In the peripheral mapped I/O, can an input and an output port have same address ? Ques 3: If an output and input port have same 8-bit address , how can the 8085 microprocessor differentiate between the ports ? Ques 4: Specify the two 8085 signals that are used to latch data in an output port . Ques 5: Specify the two types of pulse required to latch data in the 7475 . Ques 6: Are data latched in 7475 at the leading edge, during the level, or at the trailing edge of the enable signal ? Ques 7: Specify the 8085 signals that are used to enable an input port. Ques 8: Explain why a latch is used for an output port, but a tri state buffer can be used for an input port ? Ques 9: What are the control signals necessary in the memory mapped I/O ? Ques 10: Can the microprocessor differentiate whether it is reading from memory mapped input port or from memory ?
Solution
Ques 1: The number of output ports in the peripheral mapped I/O is restricted to 256 ports because the address bus of the 8085 microprocessor is 8-bit. This means it can only address 2^8 = 256 different locations.
Ques 2: Yes, in the peripheral mapped I/O, an input and an output port can have the same address. This is because the 8085 microprocessor uses different control signals for input and output operations.
Ques 3: The 8085 microprocessor can differentiate between the ports by using different control signals for input and output operations. For output, it uses the Write signal, and for input, it uses the Read signal.
Ques 4: The two 8085 signals that are used to latch data in an output port are the Address Latch Enable (ALE) and Write (WR) signals.
Ques 5: The two types of pulse required to latch data in the 7475 are the clock pulse and the data pulse.
Ques 6: Data are latched in 7475 at the leading edge of the enable signal.
Ques 7: The 8085 signals that are used to enable an input port are the Address Latch Enable (ALE) and Read (RD) signals.
Ques 8: A latch is used for an output port to hold the data until it is ready to be sent out. A tri-state buffer can be used for an input port because it allows the port to be in one of three states: outputting a '0', outputting a '1', or in a high impedance state where it does not affect the rest of the circuit.
Ques 9: The control signals necessary in the memory mapped I/O are the Memory Read (MEMR) and Memory Write (MEMW) signals.
Ques 10: The microprocessor cannot differentiate whether it is reading from a memory mapped input port or from memory. This is because the same address space is shared by both memory and I/O devices in memory mapped I/O.
Similar Questions
What is the purpose of the 8255 peripheral in an 8085-based microcomputer? a) To provide serial communicationb) To interface with external memoryc) To control input/output devicesd) To perform arithmetic/logical calculations
In a memory mapped I/O in 8085, which of following is trueSelect oneOa Arithmetc and Logical Operations can be carried out directly with VOb. Devices have s bit addressc. Devices accessed using IN and OUT instructionsOd: 256 input and 256 output devices can be configured
Consider a hypothetical microprocessor generating a 16-bit address and having a 16-bit data bus.i. What is the maximum men1ory address space that the processor can access directlyif it is connected to an S-bit memory?ii. If an input and an output instruction can specify an S-bit I/O port number,.'$owmany 8-bit I/O ports can the microprocessor support?
How many clock cycles can an 8085 microprocessor holds the higher order address bits? A) 1 B) 2 C) 3 D) 4
Which of the following intel 8085 signals is responsible for determining when to multiplex address and data busesQuestion 6Select one:a.HOLDb.HLDAc.ALEd.READY
Upgrade your grade with Knowee
Get personalized homework help. Review tough concepts in more detail, or go deeper into your topic by exploring other relevant questions.